Abstract-Practical applications of controllers often impose further requirements on the implementation beyond the actual control performance, such as the ability to switch between manual and automatic control or between different control laws or controller parameter settings, known as bumpless transfer. Another common requirement is to limit the control signal in magnitude and/or rate. This article examines and extends several discrete-time variants of active disturbance rejection control (ADRC), which is increasingly being applied especially in the field of power electronics and drives, in this regard. Detailed guidelines for practical ADRC implementations with these abilities are presented, and all features are being demonstrated with the help of simulation examples.
I. INTRODUCTION
A CTIVE disturbance rejection control (ADRC) has arisen as a control paradigm that adopts a broader sense of disturbances in control loops [1] - [3] . While incorporating elements from modern control theory, the user is being relieved from the necessity of detailed plant modelling, and tuning the controller becomes quite straightforward [4] .
Apart from extensions to the ADRC concept such as handling of time-delay systems [5] and theoretical studies such as the examination of its stability properties [6] , a significant increase in applications of ADRC across different domains can be observed in recent years [7] , ranging from power electronics [8] , [9] to machines and motion control [10] - [13] and other areas [14] - [16] . With the rise of practical applications of ADRC, it becomes increasingly necessary to cover several practical aspects of an ADRC implementation that are often overlooked in theory-focused studies. To that end, this article will develop guidelines for a discrete-time implementation (both non-incremental and, as a new addition, incremental) that enables a magnitude and/or rate limitation of the control signal as well as bumpless changes to the controller.
The remainder of this article is organised as follows: Since a digital implementation of ADRC is being assumed for almost any practical application, the discretisation and parameterisation of linear ADRC will be repeated in Sect. II. Based upon that, an incremental formulation of ADRC is being introduced in Sect. III, which can be employed as a replacement or in conjunction with other incremental controller algorithms. As the main contribution of this article, Sect. IV and V are devoted to two major aspects important to a practical ADRC implementation: magnitude and rate limitation of the control signal generated by an ADRC controller on the one hand, and performing bumpless changes to the controller (online parameter changes and enabling the controller) on the other hand. As a result of this article, all steps are described that are required for a non-incremental or incremental ADRC implementation with or without magnitude/rate limitation and the ability for bumpless changes to the controller.
II. REVIEW OF DISCRETE-TIME ADRC

A. Brief Summary of Continuous-Time ADRC
We start with a simple model of a linear n-th order plant with output y, input u and input disturbance d as given in (1):
In (1), b is now being split into a (known) approximate value b 0 and an unknown remainder ∆b. For the controller design, b 0 will be everything one needs to know about a plant when using ADRC. With b = b 0 + ∆b we rearrange (1) into (2) . The key idea of ADRC is to assume an n-th order integrator behaviour for any n-th order model and to combine both actual disturbances and modelling errors (including all derivatives y (i) (t) for i < n, which are being ignored in the model) in a so-called generalised disturbance f :
In many practical applications, plants are dominated by a first-or second-order low-pass behaviour. For these two important cases, the modelling approach and generalised disturbance will be given in the following:
is being modelled as a first-order integrator as follows: Fig. 1 . Control loop structure with active disturbance rejection control (ADRC) for a second-order process.
2) T 2 ·ÿ(t) + 2DT ·ẏ(t) + y(t) = K · u(t) + d(t) is being modelled as a second-order integrator:
In linear ADRC, a Luenberger observer is then being set up, where the process model includes a constant input disturbance, which will be the estimation of the generalised disturbance f :
For the first-and second-order case the respective matrices A, B and C are:
Using the estimated state variablesx, a state space controller with disturbance rejection is employed [17] , which can in general be formulated as follows:
For the second-order case, the structure of the control loop is given in Fig. 1 . In (4), the feedback gain vector w is chosen depending on the order of the dominant plant dynamics:
(first-order case)
(second-order case)
For the first-and second-order case, these controllers resemble P-and PD-controllers acting on first-and second-order integrator plants y
(1/2) (t) = f (t) + b 0 · u(t), respectively. Tuning K P and K D in (5) according to the desired closedloop dynamics is therefore straightforward. As a final step, the observer gains L in (3) have to be chosen such that the observer poles are far enough left of the closed-loop poles in order to enable the disturbance observer to handle both actual disturbances and the (intentional) modelling error.
A common choice is to place all closed-loop poles at one location s CL = −ω CL (bandwidth parameterisation, cf. [18] ) and all poles of the extended state observer at
This concludes the brief summary of the continuous-time case of linear ADRC. A more detailed and elaborate introduction can be found in [17] .
(k) Fig. 2 . Discrete-time extended state observer as given in (7). 
B. Discretisation
For a discrete-time implementation, the matrices A, B and C from the the state space process models can be transformed into their discrete-time counterparts by zero-order hold (ZOH) discretisation as follows:
For the discrete-time observer in ADRC, it is beneficial to employ the current observer (depicted in Fig. 2 ) as opposed to the predictive observer approach in order to include the most recent measurement y(k) for the estimation ofx(k), cf. [19] :
The discrete-time control law (depicted in Fig. 3 ) does not change (apart from exchanging time t with the current sample point k), and the same feedback gain vector w as given in (5) is being used:
C. Parameterisation For the control law (9), one needs to choose b 0 , K P and (only for second-order ADRC) K D . While b 0 represents the approximate knowledge of the process (cf. Sect. II-A), the actual controller parameters K P and K D can, for instance, be set by placing the closed-loop poles according to a desired settling time. For first-and second-order ADRC, this leads to: 2)
The observer poles have to be placed far enough to the left of the closed-loop poles in the s-plane, e. g. by a common location
However a compromise between disturbance rejection and noise sensitivity has to be found when placing the observer poles [17] . For the discrete-time implementation, the desired observer poles have to be mapped to the z-plane via z ESO = e s ESO ·T sample . Finally the necessary observer gains can be computed [19] :
D. Lag-Reduced Form and Implementation
For time-critical applications, the discrete-time implementation of ADRC can be improved regarding its computational lag to a certain extent, especially the computation of the next control signal value u(k) after a new measurement y(k) has become available. In [17] , an idea was presented to reduce the computational effort in the control law (9) by using a transformed state vectorx = T −1 ·x such that the feedback gain vector w is reduced to an all-ones vector matching the number of observed state variables, cf. Fig. 4 . The control law then becomes:
with
The observer has to be adapted accordingly:
withÃ needed to obtain the transformed state variables leading to the simplified feedback gain vector is:
(15) The computation of the observer and controller equations can be simplified further such that an updated control signal value u(k) can be provided requiring only one addition and one multiplication after a new measurement y(k) has become available, cf. [17] for details.
III. INCREMENTAL ADRC
As a first contribution of this article, a novel incremental form of ADRC will be introduced in this section, resulting in a control law for an incremental control signal value ∆u(k).
In order to derive a set of incremental equations, one has to substitute (17) into (7) and solve for ∆x. For the incremental control signal value ∆u, (19) has to be put in (9) . The incremental implementation of ADRC consists of the following four equations:
The incremental observer as given in (16) and (17) is depicted in Fig. 5 . If the incremental implementation shall be based on the lag-reduced form from Sect. II-D, the structure of these equations does not change, only the matrices A ESO , B ESO and L ESO as well as the state vectorx have to be exchanged with their transformed counterpartsÃ ESO ,B ESO , L ESO andx, respectively. Additionally, the feedback gain vector w from (12) has to be used in (18) in this case.
Regarding their functionality and control performance, the non-incremental and incremental forms of ADRC are identical. However, a rate limitation of the control signal can be implemented in a more straightforward manner when using the incremental form. It also facilitates easier switching between different incremental controller types that act on the same integrator, or when using actuators with integral behaviour. 
IV. MAGNITUDE AND RATE LIMITATION
A typical problem that can arise if control signals run into saturation is integral windup of the controller. The second contribution of this article, presented in the following, is therefore to examine the non-incremental and incremental forms of ADRC in this regard. As will be demonstrated, even a rate limitation of the control signal can be implemented relatively easily, which has to be seen as a major practical feature of ADRC for industrial applications.
Regarding the control signal saturation problem, [17] indicates that ADRC does not suffer from integral windup if the saturated control signal is fed into the observer. This is a technique already known from [20] in order to prevent windup. The same holds true if a control signal is rate-limited, e. g. when using a magnitude and rate limiter as depicted in Fig. 6 , which is described as follows:
For the observer in Fig. 2 this means that the limited control signal value u lim (k − 1) has to be used instead of u(k − 1). In Fig. 7 , the structure of a complete control loop with discrete-time ADRC and its components controller, observer and limiter is shown.
For the incremental implementation of ADRC introduced in Sect. III, however, additional measures have to be taken to maintain the controller performance while allowing a magnitude-and/or rate-limited control signal, e. g. when using Fig. 9 . Discrete-time control law (22) with incremental output and feedback of the magnitude-and/or rate-limited control signal.
a limiting integrator such as Fig. 8 instead of (19) . More precisely, one must ensure that the stationary value of the control signal u necessary for compensating the control error can be reached even when being reconstructed from a summation of limited ∆u-values that will differ from the unlimited values computed by (18) . In other words, the desired control signal value computed before the limitation is being applied should not be forgotten. To ensure this, (18) is extended by a new carry-over term that represents the difference between the desired value of ∆u at time k − 1 and the actual difference value of the magnitudeand/or rate-limited control signal ∆u lim (k − 1):
In Fig. 9 the modified control law (22) for incremental ADRC with limiter case is shown. In (22) , the magnitude and/or rate limitation is being modelled as follows:
As a summary, the complete structure of a control loop with discrete-time incremental ADRC and a magnitude/rate-limited control signal is shown in Fig. 10 .
V. BUMPLESS TRANSFER
Apart from the actual controller performance, there are other important features that should be present in a robust practical implementation of a controller, which can be subsumed as bumpless transfer: Jumps in the control signal should be avoided when enabling a controller (i .e. switching from
Limiting Integrator ∆ulim(k−1) Fig. 10 . Structure and implementation of a control loop based on discrete-time incremental ADRC with magnitude and rate limitation.
manual mode to automatic control), when switching between different controllers, or when changing parameters while the controller is enabled.
As the third novel contribution of this article, the behaviour of discrete-time ADRC will be examined in the following with regard to these features. The necessary measures in order to achieve bumpless transfer will be presented for all flavours of discrete-time ADRC presented in this article, i. e. the four possible combinations of incremental vs. non-incremental implementation (cf. Sect. III) and lag-reduced vs. standard form of the observer and state variables (cf. Sect. II-D).
The guidelines for bumpless transfer presented in this section assume that changes are performed in a stationary state while r = y holds, but can also be extended for changes during transients. One main principle is to adjust the estimated disturbance in order to keep the control signal value constant.
A. Enabling the ESO
Since ADRC is built on an observer, the control law cannot be executed before the observer is enabled. For all variants of discrete-time ADRC presented in this paper, the observer can be enabled simply by executing the respective update equation of the observer for the first time.
Preferably, the observer should be enabled some time before the controller computes its first control signal value, such that the estimation can reach a steady state. To speed up this procedure or when the observer may be enabled only together with the actual controller, the initial value of the state vector x(k − 1) may be initialised with the process output y(k − 1) and the control signal u(k − 1), for example in the secondorder case:
If the lag-reduced form of the state variables is being used, the transformation must be applied to the initial value:
Both (25) and (26) assume to be used at time k directly before executing the update equation of the observer (i. e. (7), (13) or (16) depending on the ADRC variant) for the first time.
B. Enabling the Controller
For the non-incremental variants of ADRC, the controller can be enabled at any time, provided the observer has been enabled before or, at the latest, jointly with the control law. For the incremental variants, however, the observer should be enabled before the controller and the value ∆u(k − 1) (cf. Fig. 9 ) has to be set up with an initial value as follows:
From (27) it becomes apparent that the values r(k − 1), x(k − 1) and u lim (k − 2) must be made available at time k. u lim (k − 2) is the actual (limited) value of the control action at time k − 2, i. e. before enabling the ADRC control law. It may either contain a manually set value (when switching from manual mode to ADRC) or stem from other controllers (when switching between different control laws).
(27) applies to incremental ADRC with transformed state variables according to Sect. II-D as well, only (12) has to be applied for w T instead of (5) when using transformed state variablesx instead ofx.
Similar to Sect. V-A, we assume that the initialisation with (27) is performed at time k directly before computing the first value of the control action.
C. Parameter Changes
In this section, changes to the ADRC parameters will be treated in three separate groups:
• changes to the plant model, i. e. changing b 0 , • changes to the observer, i. e. moving the observer poles, and
• changes to the control law, i. e. moving the closed-loop poles by changing K P and/or K D . In the following, values of parameters and variables prior to the parameter change will be denoted by an "old" superscript. Also, as in Sect. V-A and Sect. V-B, it is assumed that parameter changes are performed at time k, and the necessary computations (if any) as described in the following are carried out directly before running the observer and controller equations for time k.
1) Moving the closed-loop poles: For the ADRC variants with transformed state variables, the transformation matrix T −1 has to be populated with the new values of K P and/or K D , cf. (15) . Due to this change, the observer matrices and the state variables have to be retransformed as follows:
With a small simplification, one can express T −1 ·T old e. g. for the second-order case as:
For incremental ADRC variants, ∆u(k − 1) has to be recomputed additionally, again using (27).
2) Moving the observer poles: When choosing a new common location for the observer poles, the observer gain matrix L ESO = L c has to be updated according to (10), followed by updating A ESO and B ESO as given in (8) .
For ADRC variants with transformed state variables, these updated matrices have to be turned into their transformed counterpartsÃ ESO ,B ESO andL ESO via (14) .
3 according to (15) . In these cases, the observer matrices A ESO ,B ESO andL ESO have to be updated via (14) . However, changing b 0 only results in a scaling factor (
Therefore it is sufficient to rescaleL ESO and the state vector:
In order to keep the influence of the disturbance cancellation constant, the last element of the state vector (i. e. the second element in the first-order case and the third element in the second-order case) has to be scaled in the opposite manner:
(31) also applies to the variants with transformed state variables, and therefore partially reverses the scaling performed with (30) in order to keepx 2/3 (k − 1) constant.
Finally, ∆u(k − 1) has to be adjusted for the incremental ADRC variants, again using (27).
VI. EXAMPLES
The aim of this section is to demonstrate the various aspects of a modified practical ADRC implementation as introduced in sections III, IV and V in a visually intuitive manner. All experiments in this section are being carried out with a simulated plant and a discrete-time ADRC implementation.
As an example from the field of power electronics, a buck converter in peak current-mode control will be examined. ADRC will be employed for the outer voltage loop. A model for this plant, which will be used for the simulations in this section, can be found in [21] . It is given as follows, with v o being the output voltage of the converter and i c the reference peak current value of the current loop: and a nominal output voltage of 250 V. It is assumed that the slope compensation in the current loop is chosen such that Q = 1 holds, cf. [21] .
Analysing the poles and zeros of the plant reveals that it is dominated by a first-order low-pass behaviour, which calls for the first-order case of ADRC. All that needs to be known for ADRC is b 0 , which can be obtained according to Sect. II-A from the DC gain and the dominant time constant as follows:
C . This is a major simplification for the user compared to the modelling effort traditionally needed for the controller design for this plant [22] .
The discrete-time controller (with T sample = 10 µs, corresponding to a switching frequency of the converter of 100 kHz) is parameterised according to Sect. II-C for a closed-loop settling time T settle = 2 ms, and the observer poles are placed with k ESO = 5. The control signal, i. e. the peak current reference value, will be limited to the interval [0 A, 5 A]. In order to make the effect of measurement noise on the control signal visible, normally distributed measurement noise (standard deviation σ = 1 V) is added to the simulated converter output voltage.
A. Rate Limitation
In this first experiment, the effect of a rate limitation of the control signal will be demonstrated. To that end, a reference trajectory is being followed twice in the simulation results presented in Fig. 11 , once without and once with enabled rate limitation. Here, a rather strong rate limitation of 1 A/ms (maximum allowed increase/decrease of the converter's peak current) was chosen to clearly demonstrate the effect on both the closed-loop dynamics as well as the control signal. Even the influence of measurement noise on the control signal is attenuated, without impacting the stability of the control loop. 
B. Bumpless Transfer to ADRC
Enabling a controller in a bumpless manner is another important aspect for a practical implementation. As shown in Sect. V-A and Sect. V-B, bumpless transfer from manual mode to ADRC is almost trivial and requires very few steps.
In the experiment presented in Fig. 12 , the procedure of enabling ADRC was performed twice. At all times, the converter was in a stationary state at 250 V output voltage. At first, the procedure was explicitely splitted in two phases (enabling the observer and then the actual control law). Then, after switching back to manual mode, both observer and controller were enabled at the same time. As expected, no bumps occur in the control signal or the process output in Fig. 12 if r = y holds when enabling the controller. Enabling the observer before the controller is recommended if the transfer does not take place in a stationary state.
C. Bumpless Switch Between Incremental Control Laws
An important feature of an incremental controller implementation is that one can easily switch between different control laws while avoiding jumps in the control signal. Similar to transferring from manual mode to ADRC, one only has to follow the few steps described in Sect. V-A and Sect. V-B when switching from a different control law to incremental ADRC. In this experiment, switching from manual mode to incremental PI control followed by switching to incremental ADRC (and back) will be demonstrated, both in a stationary state and during a transient. Both controllers operate using a common limiting integrator as depicted in Fig. 8 . The results are presented in Fig. 13 and confirm the expected smooth transition under these conditions.
D. Bumpless Parameter Changes
As a final experiment, bumpless changes in the controller and observer parameters according to the guidelines developed in Sect. V-C will be demonstrated. While the control loop is required to follow a series of reference signal steps as shown in Fig. 14 , the observer bandwidth is reduced by 50 %, resulting in a less noisy control signal and state estimates as well as a slightly degraded controller performance. Subsequently, the closed-loop poles are moved for a slower response, and finally both controller and observer parameters are reset to their initial values simultaneously. As expected, no jumps are visible in the state estimates and in the control signal if these parameter changes are performed when r = y holds. 
VII. CONCLUSION
This article covered different aspects of discrete-time ADRC that can be very important in a practical implementation, but are often overlooked in theoretical studies. Firstly, a novel incremental form of discrete-time ADRC was introduced, which can be seamlessly integrated with other incremental control algorithms or be used for actuators with integral behaviour. Secondly, means of limiting the ADRC control signal magnitude and/or rate are given. Especially rate limitation is feature rarely found in common controllers and novel to ADRC, but can provide benefits such as guaranteed rise times for the control signal after reference or disturbance steps. A third part revolves around the notion of bumpless changes to the controller, i. e. enabling the controller or performing parameter changes while preventing jumps in the control signal.
With this contribution, the ADRC concept has been strengthened with features that can be essential in an industrial setting. Practitioners are now enabled to implement nonincremental or incremental variants of discrete-time ADRC with or without limitations in the control signal, and perform bumpless changes to the controller and its parameters.
